Presenting Systematic Design for UWB Low Noise Amplifier Circuits

Yadollah Rezazadeh, Parviz Amiri, Parisa Momen Roodaki, Maryam Baghban kondori

Abstract


A systematic approach to CMOS Low Noise Amplifier design is presented. This approach uses an input impedance matching technique based on LC Ladder filters which will provide suitable input matching in any arbitrary band (S11<-10dB), also S22 is about -10 dB in average. Using cascode structure, maximum power gain about 25 dB is achievable. Noise level is less than 3 dB over the full band of UWB. Power dissipation of this amplifier is only 8.5 mw and operates with 0.85 v supply voltage while 0.13 µm CMOS technology is used.

Full Text: PDF DOI: 10.5539/mas.v6n8p21

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.

Modern Applied Science   ISSN 1913-1844 (Print)   ISSN 1913-1852 (Online)

Copyright © Canadian Center of Science and Education

To make sure that you can receive messages from us, please add the 'ccsenet.org' domain to your e-mail 'safe list'. If you do not receive e-mail in your 'inbox', check your 'bulk mail' or 'junk mail' folders.